


FIG. 1 (PRIOR ART)







FIG. 3






FIG. 5






FIG. 6

STATES OF VALID CYCLE COUNTER

CURRENT	INPUT	waitOutLock	NEVT OTATE	OUTPUT
STATE	SIGNALS		NEXT STATE	VALUES
			0 0 1	0 0 1
0 0 1	0 0 0	X	0 0 1	0 0 1
0 0 1	0 0 1	X	0 1 0	0 0 1
	0 1 1	$\frac{\hat{x}}{\hat{x}}$	0 1 0	0 0 1
0 0 1	1 0 0	$\frac{\hat{x}}{\hat{x}}$	0 0 1	0 0 1
	1 0 1	X	0 0 1	0 0 1
0 0 1	1 1 0	$\frac{\hat{x}}{\hat{x}}$	0 1 0	0 0 1
0 0 1	1 1 1	X	0 1 0	0 0 1
	0 0 0	x	0 1 0	0 1 0
0 1 0	0 0 0	$\frac{\hat{x}}{\hat{x}}$	NOT POSSIBLE	0 1 0
	0 1 0	X	NOT POSSIBLE	0 1 0
0 1 0	0 1 1	X	NOT POSSIBLE	0 1 0
	1 0 0	X	1 0 0	0 1 0
0 1 0	1 0 1	X	NOT POSSIBLE	0 1 0
0 1 0	1 1 0	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	NOT POSSIBLE	0 1 0
0 1 0	1 1 1	l \hat{x}	NOT POSSIBLE	0 1 0
		Ô	1 0 0	1 0 0
100	0 0 0	0	100	100
100	0 0 1	0	NOT POSSIBLE	100
100	<u> </u>	0	NOT POSSIBLE	100
100	0 1 1	0	1 0 0	1 0 0
100	1 0 0		0 0 1	100
100		0	NOT POSSIBLE	100
1 0 0	1 1 0	0	NOT POSSIBLE	100
1 0 0		 		
100	0 0 0		0 1 0	100
1 0 0	0 0 1	1	0 1 0 NOT POSSIBLE	1 0 0
1 0 0	0 1 0	1		
1 0 0	0 1 1	1	NOT POSSIBLE 1 0 0	1 0 0
1 0 0	1 0 0	 		
1 0 0	1 0 1	1	0 0 1 NOT POSSIBLE	1 0 0
1 0 0	1 1 0	1	NOT POSSIBLE	1 0 0
1 0 0	1_1_1			
XXX	S 2 7		555 555 555	XXX
888	4 Q 2		888	888
<u> </u>	ycle (42) ValidCyc fullCount		닌┤	
ية ك	# # E		<u> </u>	٠ <u>٠</u>
<u>#</u>	ショ ラ		芫	:=
waitForLock noLock lock	dCycle (42) noValidCyc fullCount		waitForl no	waitForLock noLock lock
>	validCycle (42) noValidCyc fullCount		. >	> _
	>		7	
		FIG 7	(

RA-307 Express Mail: EK 916849871 US





8/8

